A Review on Online Testability for Reversible Logic
نویسندگان
چکیده
منابع مشابه
Design for testability of Reversible Logic Circuits
In modern technologies, management of energy loss is an important issue in digital logic design for both the manufacturer and the customer. A part of energy dissipation may occur because of nonideality of switches or devices. With the exponential growth of packing density, the traditional technologies like CMOS are reaching to a limit. So some alternative technology is required to overcome from...
متن کاملOnline Testable Approaches in Reversible Logic
We present an overview and analysis of existing work in the design of online testable reversible logic circuits, as well as propose new approaches for the design of such circuits. We explain how previously proposed approaches are unnecessarily high in overhead and in many cases do not provide adequate fault coverage. Proofs of the correctness of our approaches are provided, and discussions of t...
متن کاملOn the testability of iterative logic arrays
The problem of detecting single cellular faults in arbitrarily large one-dimensional, unilateral, combi-national iterative logic arrays (= ILAs) is considered. Fault patterns (= FPs) of the ILA's basic cell are introduced to characterize any cellular fault. Testability properties like (full, partial) testability, redundancy, test complexity of FPs are studied. Based on this analysis we prove th...
متن کاملOn Reversible Combinatory Logic
The λ-calculus is destructive: its main computational mechanism – beta reduction – destroys the redex and makes it thus impossible to replay the computational steps. Recently, reversible computational models have been studied mainly in the context of quantum computation, as (without measurements) quantum physics is inherently reversible. However, reversibility also changes fundamentally the sem...
متن کاملLOT: Logic Optimization with Testability. New transformations for logic synthesis
A new approach to optimize multilevel logic circuits is introduced. Given a multilevel circuit, the synthesis method optimizes its area while simultaneously enhancing its random pattern testability. The method is based on structural transformations at the gate level. New transformations involving EX-OR gates as well as Reed–Muller expansions have been introduced in the synthesis of multilevel c...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Procedia Computer Science
سال: 2015
ISSN: 1877-0509
DOI: 10.1016/j.procs.2015.10.041